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Crystalline silicon active matrix imagers have gained prominence due to 
their highly integrated nature in digital imaging applications ranging from star 
trackers to monolithic integrated circuit cameras. In this project, the operation 
and noise performance of a pixel with current mediated readout (C.M.APS) is 
investigated. The total output noise power spectral density (PSD) is theoretically 
calculated using small signal analysis to obtain the noise contribution of each 
pixel component as well as the overall pixel noise transfer function. The 
theoretical work is compared to results obtained from a circuit simulated in state- 
of-the-art complementary metal-oxide-semiconductor (CMOS) 0.35pm 
technology using the Cadence integrated circuit design environment. Signal 
gain, noise, noise bandwidth and frequency response results are presented. 
Results indicate that, in contrast to a C.M.APS pixel operating in Direct Mode, a 
C.M.APS pixel operating in Difference Mode allows suppression of fixed pattern 
noise components without causing an increase in random noise components. 
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CHAPTER ONE 
INTRODUCTION 
Crystalline silicon active matrix imagers have gained prominence due to their 
highly integrated nature in digital imaging applications ranging from star trackers 
to monolithic integrated circuit cameras. They offer the advantages of small area 
and being highly integrated which makes them simple to operate [I]-[5]. 
Integrated image sensor technology offers the benefits of cost effective, 
imaging and on-chip signal processing functions leading to higher image quality. 
These days, CMOS imagers compete with CCDs (Charge Coupled Devices) in 
industry for low cost, low power applications with on-chip signal processing. 
CCDs have a simple architecture consisting of a MOS photosensitive 
capacitor, a parallel shift register, a serial CCD shift register, and a signal 
sensing output amplifier [6]. Photon charge captured by photo capacitor is shifted 
along a row of pixels to a charge sensitive read out amplifier. The charge on 
each row is shifted one row down, as shown in Figure 1-1, and then readout 
through the serial shift register. 
Image acquisition using CCDs is performed in three steps: 
1) Exposure, where light is converted into an electronic charge at discrete sites, 
called pixels. 
2) Charge transfer, which moves the packages of charge within the silicon 
substrates from pixel to neighboring pixel. 
3) Charge to voltage conversation at the output amplifier 
The charge storage and transfer operation in a CCD is shown in Figure 1-2. 
Circles represent the electric charges stored in the pixel potential wells. The 
charge is stored in MOS capacitors at each pixel and is transferred in between 
adjacent potential wells at or near a Silicon Dioxide interface. The charges 
Figure 1- 1: Charge transfer in a CCD 
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filled in the wells can be transferred to the adjacent wells by clocking the adjacent 
gate. In this fashion, readout of pixels is possible sequentially. 
A drawback of CCDs is that they are manufactured in select foundries using a 
specialized process. In contrast, CMOS foundries are more common. Also, unlike 
CCDs CMOS technology offers highly integrated image sensors with on chip 
signal processing to designers. 
A CMOS image sensor usually consists of an active matrix array of pixels 
where the photo charge is transferred out by row select logic. A block diagram of 
a CMOS imager is shown in Figure 1-3. Here column parallel readout is 
performed by reading out each row simultaneously via the column readout 
circuits. 
CCDs transfer packages of charge sequentially within the silicon substrates 
from pixel to neighboring pixel (serial output), but in CMOS, output pixel signals 
are readout in parallel through bus lines, hence eliminating the signal 
0000000 
0000000 
0000000 Y n x m  
.,0000000 APS pixel 
0000000 
0000000 
0000000 
Analog signal processor 
Analog to digital + 
I Digital signal processor I 
Figure 1- 3: CMOS image sensor architectural block diagram 
degradation due to CCD charge transfer inefficiency within the silicon substrates. 
This allows fast and selective column readout. 
Differences between CCD and CMOS image sensors lie in their sensitivity, 
power consumption and their cost. CMOS imagers have more transistors and 
therefore can have less fill factor and less sensitivity. Therefore, CMOS sensors 
have the ability to integrate timing control units, analog and digital signal 
processors on a single chip. The integration of all these support circuits leads to 
low cost and more reliable products compared to CCDs [6]. 
In this report, we will investigate the noise properties of a CMOS sensor for 
digital imaging application. In Chapter 2, we introduce some common pixel 
architectures in CMOS technology. In Chapter 3, we perform a noise analysis of 
a current mediated active pixel sensor that has the potential to suppress fixed 
pattern noise. In Chapter 4, we summarize and conclude our work. 
CHAPTER TWO 
Active Pixel Sensors in CMOS Technology 
An active pixel sensor (APS) is a pixel containing one or more transistors 
acting as amplifiers within the pixel unit cell. 
2- 1 Voltage Mediated Active Pixel Sensor (V.M. APS) 
The basic form of one of the most popular V.M. APS employs a photosensor 
and a readout circuit consisting of three transistors [ I ]  as shown in Figure 2-1. 
Reset 1 
Read t Tread t Tint 
SHS I I 
SHR 
Reset P ~ r e s e t S  
Figure: 2- 1: Schematic and timing diagram of sample and hold read out circuit for Voltage 
Mediated APS 
The circuit operates in three phases: charge integration, read and reset. In the 
integration phase, the reset and read transistor is switched off for the integration 
period Tnt (integrate time). During reset, the reset and read transistor is on and in 
the read out phase, only the readout transistor is on. 
If a photogate is used as a photosensor, the pixel is called a photogate pixel, 
and if a photodiode is used, the pixel is called a photodiode pixel. During the 
reset phase, the reset transistor is switched on and the photosensor charges to 
VDD -VTreset. For the read out phase the read transistor is switched on for a 
sampling time Tread, and photosensor charge is relayed via read transistor to the 
output. 
The Amp transistor acts as a voltage buffer to drive the output independent of 
the diode. The Read transistor allows random access to each pixel enabling 
selective readout. In a V.M. APS the output voltage signal is proportional to 
photosensor voltage ( Vsense) subtracted by threshold voltage of Read transistor. 
Therefore, the output signal changes linearly with the photosensor's voltage. 
Sampling the signal level permits correlated double sampling (CDS), which 
can suppress pixel noise and threshold voltage variation in transistors due to 
CMOS process non-uniformity [8]. 
Each sample and hold circuit consists of a sample and hold switch, a 
capacitor and a column source follower to buffer the capacitor voltage. Pixel out 
put signal is sampled at two different times and the resulting output is the 
difference of two samples. The first sample is the data signal, then the pixel is 
reset and the second sample occurs which corresponds to the reference signal. 
This pseudo differential sampling removes the correlated noise between the 
reference and the data signal. Reference capacitor (CR) holds the reset value, 
and signal capacitor (Cs) holds the signal added to the new value of noise, as 
shown in Figure 2-2. Note that additional components can add further noise to 
the signal such as kTC Noise from sample and hold capacitors and Flicker Noise 
from the transistors [8]. However, the added noise is usually less than the pixel 
noise. 
Sample reference 
a1 tput- 
Sample daca 
Figure 2- 2: Correlated double sampling block diagram 
2- 2 Photodiode Pixels 
The basic form of a photodiode pixel is a reverse biased p-n junction coupled 
, \ , 1 ' column BUS 
Figure 2- 3: Photodiode APS 
to an APS circuit. Photodiodes are the most common detector used in APS 
CMOS circuits. They convert light to current and transfer it to a high input 
impedance common drain amplifier, as shown in Figure 2-3. A typical fill factor is 
20-35% [14], and the peak quantum efficiency of photodiode pixel is about 40% 
at green wavelength, which is low compared to CCDs [14], and the photogate 
pixel discussed next. 
2- 3 Photogate Pixels 
A CMOS photogate APS is shown schematically in Figure 2-4. This APS 
sensor consists of a photogate, biased positively, which creates potential well 
and provides storage for the photo generated charge. 
Photogate 
+$ 
Figure 2- 4: Photogate APS 
A transmission gate, TX, is DC biased during integration. When the photogate 
is pulsed to OV, charge is transferred under the TX gate to the floating diffusion 
(FD) output node. The structure and operation of the CMOS photogate APS is 
more complex than the photodiode APS, but photogates offer an improvement in 
noise suppression and greater quantum conversion gain. A disadvantage is poor 
quantum efficiency that almost offsets the higher gain [13]. 
2- 4 Current Mediated Active Pixel Sensor (C.M. APS) 
The C.M. APS offer the advantages of compact size and simple design [5]. In 
the 700nm process, the pixel occupies a 15x15 pm area, allowing almost 
400,000 pixels to be placed in 1-cm die. The nonlinear photon-to-output signal 
transfer function of this pixel, however, must be considered [2]. 
A C.M. APS pixel is displayed in Figure 2-5 and the timing diagram is shown 
in Figure 2-6 
Sense node 
Reset 
lout 
I 
Figure 2- 5: C.M. APS schematic and timing diagram 
The output signal appears as a current proportional to the square root of sense 
node voltage and threshold voltage of Read transistor. Therefore, output current 
is highly sensitive to threshold voltage, and the spatial noise in C.M. APS is 
higher than V. M. APS. 
The current of Read (Select) transistor is determined by: 
Where: 
pcw K =- 
L 
W is width of T2, 
L is Length of T2, 
p is Mobility, 
and Cis capacitance per unit area of Silicon Dioxide. 
The sense node capacitance (Cs) is composed of both the gate capacitance of 
the active device and the voltage dependent photodiode depletion capacitance. A 
calculation based on the pixel layout over the range of voltage expected in 
normal operation, (0.8 to -2.0 V), shows that it varies between 27.2fFand 23.5fF, 
with an average value of 26.1 fF [5]. 
Neglecting the variation of this capacitance, the sense node voltage at time t, 
V.(t), can be written as [I 01: 
Where N, is the number of electrons integrated onto the sense node and I,,, is 
the photo current of photosensor. 
As shown in Figure 2-6 the C.M. APS can be used in Direct Mode (without a 
reference current) and Difference Mode (with a reference current) [5]. Reference 
current can be injected to pixel by an external switch. 
Image Array 
Switch * 
Figure 2- 6: C.M. APS in Difference Mode and Direct Mode 
2- 5 C.M. APS in Direct Mode 
In Figure 2-7 the pixel output current is applied to current mirror directly. This 
readout method is called Direct Mode. 
Reset 
-- 
Read 
Figure 2- 7: C.M. APS in Direct Mode series with current mirror 
Transistor T20f C.M. APS in Direct Mode operates in saturation region. Drain 
Source current of T3 transistor, output current, is identical to drain current of the 
T2 transistor. 
When C.M. APS operates in reset mode, all TI, T2, T3 and T4 switches are 
closed. The drain current flowing through T3 is equal to the current that flow to 
Drain Source of T2. The gate voltage of T2 at sense node is then reset to a value 
proportional to the current that flow through Drain Source of T2.This voltage is 
stored on the sense node capacitance. Thus the pixel output signal is 
independent of the threshold voltage of the active transistor, T3. 
During signal integration TI and T3 are open, and photo generated current 
reduces the voltage of reverse-biased diode at the sense node. Readout can be 
done nondestructively by closing the row-select switch. Thus the operational 
sequence is reset, integration and readout. 
In order to amplify the drain source current of T3, drain of T3 is connected to 
the current mirror T4 and T5, which have different aspect ratio. In other words the 
circuit works in Direct Mode with a current multiplication factor n, proportion to 
width and length of the transistors, Wand L: 
When incident photons on the photo sensor, electron-hole pairs are created 
leading to a change in the charge at the integration node. The change, due to a 
sensor input, in the charge detection node bias voltage (VG) is: 
Where AQp is the change in the input signal charge of the sensor node, capacitor 
CpixJ due to incoming photons and VG is the corresponding change in the 
integration. 
During small signal operation, the change in the output current respects to 
change in the gate voltage of T2, AVG , i.e. A/,,,-n.g,,,dVG, where n is the current 
mirror multiplication factor and g, is transconductance of the transistor T2 and T3. 
2- 6 C.M. APS in Difference Mode 
Another approach to read out of the output pixel current is shown in Figure 2- 
8. A current source is used to inject current to drain of select transistor, T3. Then 
the difference of I,erlpix, is steered to NMOS current mirror. The external set- 
switch enables the pixel signal current to be read in one of two out put modes. In 
Direct Mode readout, the column reference current sources are disabled and the 
pixel current is directed to a PMOS current mirror. 
Active Pixel 
1 
Sense node 
Reset 
Amp 
Figure 2- 8: C.M. APS in Difference Mode series with a current mirror 
In Difference Mode, the switch is turned on and the difference current 
between the reference and the pixel signal current is directed to an NMOS 
current mirror. In Direct Mode the switch is off and the current source is not used. 
Difference Mode read out reduces fixed pattern noise due to mismatches in the 
column current sources [2], because the sense node voltage in reset mode is 
proportional to IEr. 
CHAPTER THREE 
NOISE ANALYSIS OF C.M. APS 
3- 1 Outline 
The overall performance of each system is limited by noise that is added by 
the system to signal. In order to know the sensitivity of a pixel and minimum 
signal that can be detected, we have to know the total input noise of the pixel. In 
this chapter, the random noise and sensitivity of both C.M. APS in Difference 
Mode and Direct Mode is calculated and compared to simulation results. 
In order to analyze these APS circuit, an AC equivalent circuit for each APS 
must be generated. Small signal circuit analysis is performed to extract the pixel 
transfer function, which is used to yield the output Power Spectral Density (PSD). 
Each circuit is simulated in Cadence to extract its electrical parameters, calculate 
the input current noise of each component, and finally calculate and plot the 
output noise. 
3- 2 Noise in CMOS Imaging Pixels 
CMOS image sensors suffer from noise more than CCDs due to the additional 
pixel and column amplifier transistors that generate Thermal and Flicker Noise. 
The overall performance of the sensor is ultimately limited by the noise that is 
added to signal. In this sense, the actual implementation of the system is limited 
by noise. Noise comes from numerous sources and its minimization requires 
optimization of many individual parts of the system. Our analysis will not consider 
external noise source, such as electrical pick-up. Noise in image sensors comes 
from typically either spatial noise or random noise sources. 
3- 3 Spatial Noise 
Mismatches in electrical characteristics of the pixels' components, such as 
those in the current mirror ratio and the component providing a threshold voltage 
drop, result in a fixed pattern output current variations at flat-field illumination. 
Pattern noise is effectively a spatial noise and does not change significantly 
from frame to frame. Basically, it is non-uniform across the array; e.g. differences 
in the signal generated by individual pixels to uniform illumination. Spatial noise 
is divided into two components, fixed pattern noise (FPN) and photo-response 
non-uniformity (PRNU). 
FPN is the component of pattern noise measured in the absence of illumination 
and it is mainly due to variations in detector dimensions, doping concentrations, 
contamination during fabrication and characteristics of MOSFETs (doping, 
threshold voltage, gain, W and L). Fixed pattern noise is due to pixel-to-pixel 
variations in the absence of illumination and the main cause of FPN in CMOS 
imagers is variations in threshold voltage between MOSFETs (in the pixel and in 
the column). Also irregularities in the array clocking can cause the FPN. 
PRNU, photo response non-uniformity, depends on p-n diode detector 
dimensions, doping concentrations, thickness of over layers and wavelength of 
illumination. PRNU is signal dependent [9]. 
3- 4 Random Noise 
Random Noise is expressed in terms of parameters, which describes the 
statistical distribution of signal voltage or current. Random noise is a 
phenomenon caused by small fluctuations of the analog signal. The average of 
this signal is zero. 
Noise results from the fact that electrical charge is not continuous but the 
result of quantized behavior and is associated with fundamental processes in a 
semiconductor component. In other words, it is due to the fact that electrical 
charge is not continuous, but is carried in discrete amount equal to the charge of 
an electron. In essence, noise acts like a random variable and is often treated as 
one [4]. If there are n samples of the signal, then the mean is: 
However, the mean for many noise sources is zero (leaving the DC level of 
the signal unaffected). So, a more useful description of the noise is either the 
variance or the standard deviation. Standard deviation is given by: 
When noise voltages are produced independently and there is no 
relationship between the instantaneous values of the voltages, they are 
uncorrelated. Two waveforms that are in identical shape are said to be 100% 
x,' x: A 
A" 
Noise equivalent BW 
B B 
4 b) 
Figure 3- 1 : Spectral bandwidth a) ideal circuit b) ieal circuit 
correlated even if their amplitudes differ. An example of correlated signals would 
be two sine waves of the same frequency and phase. Another important factor is 
the noise equivalent bandwidth as shown in Figure 3-1. This is defined as the 
voltage gain-squared bandwidth of the circuit. The ideal case (Figure 3-1-a) is 
that the gain is constant A. up to the bandwidth of B, and after B is zero. But, the 
behavior of a real circuit is not abrupt. B is chosen to estimate the whole area of 
under the curve. 
3-4- 1 Thermal Noise 
Thermal Noise is due to random thermal motion of the electrons and is 
independent of the DC current flowing in the component. in is the mean square 
value of the Thermal Noise current as in formula (2-7) [6]: 
- 2  - 4KTB 1 ,  - -R (3-3) 
Where: 
K is Boltzmann's constant, 1 .38~1 0-23 Joules/K; 
T is absolute temperature Kelvin; 
and R is the resistor or equivalent resistor in which the thermal noise is occurring. 
3-4- 2 Flicker Noise 
Flicker or l / f  Noise is an important source of noise for a CMOS transistor. 
This noise is associated with carrier traps in semiconductors, which capture and 
release carriers in a random manner [6]. 
I 
Log frequency 
(Hz) 
Figure 3- 2: Flicker Noise 
Where KF =Flicker noise coefficient is 1 0-28 for 0.8pm technology and 1 0-23 for 0.6 
pm technology, f is frequency in Hertz, C,, is Silicon Oxide capacitance per unit 
area, B is the band width, L is the oxide thickness and ID is the drain current. The 
noise- current spectral density for typical l/f is shown in Figure 3-2. 
3-4- 3 Shot Noise 
Another source of white noise is Shot Noise, which is associated with DC 
current flow across a p-n junction. This is the result of random generation of 
carriers within a depletion region either by thermal generation, i.e. shot noise or 
random generation of electrons causes by incident photons. in is the mean 
square value of the shot noise current with the form : 
Where q = 1 . 6 ~ 1 0 - ' ~ ~  is the charge of electron; 
I is the average DC current of the p.n. junction; 
and (6)Af is the bandwidth in Hertz. 
The noise current spectral density can be found by dividing in by Af and is 
denoted as [4]: 
3-4- 4 Reset Noise 
The circuit in Figure 3-3 resents a transistor acting as a switch in series with a 
capacitor C. The switch transistor is represented by a resistor R in series with an 
ideal switch, where R is the ON resistor of the transistor. 
Figure 3- 3: RC equivalent circuit of CMOS transistor 
The capacitor C can be charged and discharged through the switch resistor R 
with a time constant of RC. The switching generates a noise called Reset Noise 
(KTC Noise) that is given by [9]: 
3- 5 MOSFET Noise 
Noise can be modeled by a current source connected in parallel with the drain 
source current as shown in Figure 3-4. The noise current source represents two 
noises, Thermal Noise and Flicker Noise. The mean square current noise source 
is defined as [6]: 
Where K is Boltzmann's constant, C is Dioxide capacitance, T is Kelvin degree, I 
is drain current, gm is transconductance, f is operating frequency, Af(f3) is the 
noise bandwidth and KF is flicker coefficient with typical value of 1 o-~'F-A [6]. 
The mean square voltage noise is: 
And the Power Spectral Density is: 
Figure 3- 4: CMOS Small Signal circuit 
Where: 
3- 6 Noise in C.M. APS 
Each component of the APS is responsible for different noise sources and 
affects the performance of the system. The noise generated in each component 
is the input noise for the next stage and may be even amplified [5]. 
The components' noise source is displayed in Table 3-1. 
Photodiode PRNU,FPN, (dark and photon) Shot 
T2 
Where iNl, j ~ 2 ,  i ~ 3  and iN,-,are the uncorrelated random inputs of a linear 
system having a H(w) system transfer function. The total output PSD is given 
by: 
FPN, Thermal, l / f  
T3 Thermal and l / f  (T3 noise <<T2 noise ) 
Table 3- 1: Noise contribution of pixel in C.M. APS 
Si~l, SiN2, SiN3, and  sir^, denote the PSD noise of each corresponding input 
current. 
3- 7 Noise simulation of C.M. APS 
To simulate the circuit shown in Figure 2-8, a photo sensor was replaced with 
a capacitor, where the voltage on the capacitor was varied. Photo current Shot 
Noise and dark current Shot Noise were obtained from the following equation: 
I ,  = JW 
Where: 
lo =Photo sensor dark current, 
q = l .6x l0- '~  
Ip= Photo generated current, 
and T is Kelvin temperature. 
The photo current and dark current cause a change in the charge on capacitor 
A Q=CA V or A Q=nq=i. A t. (3-1 4) 
I , ,  x At = nq 
I = nq - C.AV - 26x10-"x0.6 = 
r n  AI 1 10-6 1 5 . 6 ~ 1 0 - ~  
Where C= 26x10-l5 [8] and t is the period of readout mode (assuming read out 
frequency is 1 MHz). 
Flicker Noise can be calculated by equation (3-1 5) [ I  71, which W, L, gm and 
gmbs may be extracted from the electrical parameters [ I  01. 
Parameters K for P channel and N channel transistors are different in the 
technology used; for example ~ ~ = 0 . 5 ~ 1 0 - ~ ~  and in 0.6 pm CMOS 
technology, also Cox is capacitance per unit area of the gate oxide (~arad/cd) .  
All noises were calculated at a frequency of 10 MHz. 
3- 8 Small Signal Model for C.M. APS in Direct Mode 
APS circuit was run in Cadence and set the desirable DC operating points for 
each components, electrical parameters (such as transconductances, 
capacitances, voltages, currents, etc) corresponding to different bias 
condition and device geometric can be obtained. These values can be used to 
calculate the power spectral density noise for each transistor. The DC operating 
points for C.M. APS in Direct Mode are displayed in Table 3-2. For a complete 
list of DC operating points, see Appendix D. 
Table 3- 2: DC operation points for C.M. APS in Direct Mode 
Reset 
Amp 
Read 
T4 
T5 
An AC equivalent circuit and Small Signal model of C.M. APS is shown in 
Figure 3-5 and Figure 3-6. The Small Signal equivalent circuit of the circuit is 
shown in the read out mode, i.e. gate of transistor TI is grounded, gate of 
transistor T3 is connected to Vcc, which in AC equivalent circuit is grounded. The 
analytical expression for the total noise of the read out mode obtained from the 
small signal equivalent circuit of the CMOS transistor was developed. The 
various parameters of the small signal model are all related to the large signal 
vgs (v) 
-1.4 
1.4 
1.18 
-1.22 
-1.22 
V ~ S  (v) 
0.56 
1.963 
0.1 1 
-1.22 
-3.23 
L (~m) 
0.35 
0.35 
3.6 
0.35 
0.35 
w (~m) 
0.8 
0.8 
0.8 
0.8 
10 
d PA) 
0 
2.1 
2.1 
-2.13 
-70.42 
v~ (')
0.50 
0.42 
0.65 
-0.59 
-0.47 
Figure 3- 5: AC equivalent circuit of Figure 2-7 - C.M. APS in Direct Mode series with 
current mirror 
Vout 
Figure 3- 6: Small Signal Circuit of Figure 3-5 - C.M. APS in Direct Mode series with current 
mirror 
model parameters and DC variables, e.g. gbd and gb, are conductance for the 
bulk to drain and bulk to source junctions. Since these junctions are normally 
reverse biased, the conductance is very small. For simplification, the small 
parameters are deemed negligible to the larger parameters; for instance gmbsl 
transconductance of bulk source, is much smaller than transconductance of the 
CMOS, gm. 
It should be noted that noise was determined in the steady state condition 
only. During normal CMOS active pixel sensor operating the signal and the noise 
levels reach their stationary or equilibrium level at the sampling instant. In other 
words, the signal and noise transients no longer vary. 
A nodal analysis in the frequency domain 0=2d leads us to find the relation 
for the output noise level. By using nodal analyses, the following small signal 
equivalent circuit was obtained. 
Where iN1 iN2, iN3, iN4 and iN5 are the un-correlated random inputs of a linear 
system having VN as output the total Power Spectral Density of the circuit is 
given by: 
Where: 
For a detailed derivation see Appendix A. 
Since we have obtained the total spectral density of the APS circuit, we need 
the electrical parameters of each component to calculate the output voltage 
noise. This information was obtained from the Spectres models. In order to 
obtain the output noise, the circuit was simulated with Spectres models in 
Cadence. After reset noise the major noise concern for an APS circuit is when it 
is in read out mode, since the propagation of the signal from input to output is 
crucial. To observe this operation, transistor TI was off, transistor T3 was in linear 
region (active mode), and transistors T2, T4 and T5 were in saturation region. The 
circuit was simulated in 0.35pm CMOS (CMOSP35) technology. Vcc was 1.65 
and V, was -1.65 to ground. Since transistor TI was off, it did not affect the 
readout circuit noise. The photo sensor was replaced with a capacitor which its 
voltage was increasing toward the forward diode voltage responding photon 
interaction. 
As mentioned previously, the sense node voltage (voltage gate of T2) 
depends on the DC operation of circuit during reset. The voltage at the gate of T2 
adjusts itself to the current that flows to T2 via T3 and T4. 
The sense node voltage was varied from reverse to forward depending on the 
number of photon interacting with the photo sensor and depletion layer 
capacitance. The photo sensor is simulated by a capacitor in parallel with a 
voltage source, where the voltage on the capacitor was varied over time. This 
specified time was a read out period, l p .  The output load was 1 kR to obtain the 
lowest possible noise, and so that the output current can be driven off chip by the 
resistor. The resistor noise was calculated separately. 
Figure 3- 7: C.M. APS in Direct Mode simulated in Cadence 
To minimize the charging time on the drive side, the current mirror transistors 
were given a large Wand a small L to provide a high transconductance at the 
output. The aspect ratio and DC bias voltages were chosen to obtain the desired 
operating points. C.M. APS in Direct Mode is simulated in Cadence as shown in 
Figure 3-7. 
Since every I ps  the photo sensor is read, the period of signal is lps. The 
noise bandwidth of the circuit measured in Cadence was 87MHz (Af=87MHz). 
3- 9 Noise Transfer Function of APS 
The output PSD of the circuit was obtained by extracting the electrical 
parameters for the circuit after simulation. The electrical parameters for the 
above APS circuit were printed out in Cadence and are presented in Appendix D. 
The operating frequency was fc100 MHz, neglecting the parasitic capacitors 
the transconductance of photo sensor obtained: 
Y, ='= 2@C= 2 1 ~ ~ 8 5 ~ 1 0 ~ ~ 2 6 ~ 1 0 - ~ ~  =13.8,~ (3-22) 
x c  
The transfer functions were calculated from the electrical parameters. These 
transfer functions are difficult to handle analytically, unless simplifying them by 
doing some very reasonably assumption and calculations. Using the 
multiplication factors of the transfer function in Appendix A and B, we obtain: 
3- 10 Output Current Noise of C.M CMOS APS in Direct Mode 
In order to calculate output PSD noise, SVN, the PSD of each corresponding 
input component (SiNIJ SiNZJ SiN3J SiN4J SiN5 and SiNRload), are constant for white 
noise and inversely proportional to the frequency for the Flicker Noise, are 
calculated. 
Transistor T2 operates in saturation region, transistor T3 operates in linear 
region, transistor T4 operates in saturation region and transistor T5 operates in 
saturation region and also bring the current noise of the load resistor into 
account, the output PSD of each component is demonstrated in Table 3-3 (for 
details, see appendix B). 
If we exclude the noise of load resistor, the total active components noise 
becomes: 
The contribution of each signal noise to form the total PSD noise is calculated in 
Table 3-4. 
If we add the load resistance noise ( 1 6 a f / H )  to active component noise 
( 3 2 4 a e ~ z )  the total output PSD noise becomes 340aeHz. 
Source 
Table 3- 3: a) input b) output - PSD noise of C.M. APS in 
PSD (A'/HZ) 
Source 
Direct Mode 
PSD (~/Hz) 
Table 3- 4: Contribution of each component in total PSD noise in Direct Mode 
The output noise waveform plotted by Cadence in Figure 3-8 shows that the 
total out put PSD noise of APS circuit in Direct Mode is 327aeHz. 
Source 
Contribution % 
Signal waveforms, frequency response, transient response and noise 
response of APS in Direct Mode plotted by Cadence in Appendix C. The noise 
bandwidth was 87MHz, total output noise at V2 was 1 . 7 5 f f / ~ z ,  and output 
spectral noise density at V1 was 4.07ff/Hz. Gain of the circuit at sense node 
was 1, and at V1 was 2.85. 
Sv3 
0.01 
SVI 
0 
SVZ 
67.35 
S V ~  
31.24 
SVS 
1.4 
Noise Kesponse 
4 I" vNZo 
Figure 3- 8: Total output PSD noise of C.M. APS in Direct Mode 
3- 11 Small Signal Model for C.M. APS in Difference Mode 
Another approach to read out of the output pixel current is to use a current 
source to inject current to drain of select transistor, T3. Then the difference of lref- 
is steered to NMOS current mirror. An AC equivalent circuit of the C.M. APS 
and its small signal circuits in Difference Mode are shown in Figure 3-9 and 
Figure 3-1 0. This Small Signal equivalent circuit of the circuit is shown in the read 
out mode, i.e. gate of transistor TI and T4 is grounded, gate of transistor T3 is 
connected to V C ,  which in AC equivalent circuit is grounded. The analytical 
expression for the total noise of the read out mode obtained from the small signal 
equivalent circuit of the CMOS transistor was developed. The various parameters 
of the small signal.model are all related to the large signal model parameters and 
DC variables, e.g. gbd and gbs are conductance for the bulk to drain and bulk to 
source junctions. Since these junctions are normally reverse biased, the 
conductance is very small. For simplification, the small parameters are deemed 
negligible to the larger parameters; for instance gmbs, transconductance of bulk 
source, is much smaller than transconductance of the CMOS, g,.
A nodal analysis in the frequency domain ~27z - f  leads us to find the relation 
for the output noise level. 
Figure 3- 9: AC equivalent circuit of Figure 2-8 - C.M. APS in Difference Mode series with a 
current mirror. 
Figure 3- 10: Small Signal circuit of Figure 3-9 - C.M. APS in Difference Mode series with a 
current mirror. 
Using nodal analyses, following small signal equivalent circuit for noise was 
obtained: 
i, - gmlVs + (V2 - V, )gd l  - SCV, = 0 (3-24) 
For a detailed derivation see Appendix A. 
As iNll iN21 iN& iN4 iN5 and iN6 are the un-correlated random inputs of a linear 
system having VN as output voltage noise the total output APS noise in 
Difference Mode circuit is given by: 
The total spectral density of the circuit was simulated to determine the electrical 
parameters. C.M. APS in Difference Mode is simulated in Cadence and 
displayed in Figure 3-1 1. 
The electrical parameters determined during simulation as shwon in Table 3- 
5. The DC operating points are displayed in Table 3-5. For a complete list of DC 
operating points, see Appendix D. 
Figure 3- 11: C.M. APS simulated in Cadence in Difference Mode 
Table 3- 5: A typical DC operation points for C.M. APS in Difference Mode 
V~ (V) 
0.54 
0.42 
0.62 
Reset 
Amp 
Read 
( ~ m )  
0.35 
0.35 
3.50 
Id (P A) 
0 
2.15 
2.15 
v.s (V) 
-1.4 
1.4 
1.10 
Vds (V) 
0.64 
2.04 
0.15 
W ( ~ m )  
0.80 
0.80 
0.80 
Using these electrical parameters and using the same methods to calculate the 
transfer function of the system, we obtain the folowing equation: 
In order to calculate the output PSD noise, SVN, the PSD of each 
corresponding input component (S~N,, SiN2, SiN3, SiN4, SiN5, SiN6 and SiNRload, which 
are constant for white noise and inversely proportional to the frequency for the 
Flicker Noise, was calculated. 
Transistor T2 operates in saturation region, transistor T3 and T4 operate in 
linear region, transistor T5 and transistor T6 operate in saturation region and also 
bring the current noise of the load resistor into account, the output PSD noise of 
each component is demonstrated in Table 3-6 (for more details see appendix B). 
Total output PSD noise of the circuit excluding load resistance noise is: 
S V~ora l  ~Sv l+Sv2+Sv3+Sv4+Sv5+Sv6~(O+61 .2+0 .01+0 .00021  
+225+21.8)~10-l8 = 3 0 7 ~ 1 0 - ' ~ ~ ~ / H z  
The contribution of each signal noise to form the total PSD noise is calculated 
in Table 3-7. 
If we add the load resistance noise (14.3aflHz) to active components' noise 
(307aflHz) the total output PSD noise becomes 321.3amHz 
The output noise waveform plotted by Cadence shows that the total output 
PSD noise of APS in Difference Mode is 301.3aflHz (as shown in Figure 3-12). 
Signal waveforms, frequency response, transient response and noise response, 
of APS in Difference Mode plotted by Cadence are shown in Appendix C. The 
noise bandwidth was 98MHz, total out put noise at V2 was 71 aV?Hz and output 
spectral noise density at V1 was 2 . 2 f p / ~ , .  The voltage gain of circuit at the 
sense node was 1, at V1 was 2, and at Vdifference WaS 0.4. 
Source 
siN l 
Table 3- 6: a) input b) output- PSD noise of C.M. APS in Difference Mode 
PSD (A'IH~) 
3 .07 x 1 o - ) ~  
Source PSD (v'IH~) 
Table 3- 7 Contribution of each component in total PSD noise in Difference Mode 
Source 
Contribution % 
S v l  
0  
Sv2 
20.17 
Sv3 
0  
Sv4 
0  
Sv5 
73.7 
Sv6 
6.1 
Figure 3- 12: Total output PSD noise of C.M. APS in Difference Mode 
3- 12 Noise Results Summary 
The total noise for the circuit obtained from Cadence in Direct Mode was 
327af/Hz. The noise measure includes resistor noise. The resistor noise was 
determined through calculation, 1 6 a p / ~ z ,  and added to the other APS noise 
sources, 324af/Hz, and obtained a value of 340af/Hz. This result is close to 
the simulated waveform obtained in Cadence. There is a less than a 4% 
difference between the calculation and Cadence results. Note that the formula 
considered the small signal parameters as negligible as compared to large signal 
values. These discrepancies accounted for the variation. 
As we expected, transistor T2 is the major generator of noise (67.3% of the 
total noises) followed by T4 and T5, because these devices all operated in the 
saturation region. The second largest noise source is T5, which was the first 
transistor of the current mirror. Transistor TI (which operates in the cut off region) 
and T3 (which operates in the linear region) do not contribute significant noise to 
the system, and their cumulative contribution can be approximated to be zero. 
Revisiting the AC response of the system and moving backward from Vdirect to 
V1, we see the de-amplification of signal to 25% of its original value- from 2.82 to 
0.72. This means the noise created by T2 also degraded while crossing other 
active components. Also output noise plotted at V1, V2 and Vdirect, noise changes 
from 4 to 2 and to 0.7 respectively. This confirms by itself that transistor T2 has 
the largest noise contribution. The bandwidth of the circuit is 87MHz. 
Assuming the signal level at Vsense is 1; the signal level was amplified by a 
factor of 2.8 by transistor T2, and de-amplified to 1.75 at V2. It is then again de- 
amplified to 0.72 at output, Vdirect. These signals are plotted in Appendix C. Vsense 
drops from -250mV to -320mV (towards forward bias) within the I ps period of 
time. The signal at V, starts to increase from 3lOmV to 470mV. It decreases from 
41 0mV to 530mVat V2, and at Vdirect it drops from -1.5mV to -1.62mV. 
Voltage signal, voltage noise, voltage signal gain and voltage noise gain of 
CM CMOS APS is brought in table 3-8. 
Direct 
Mode 
Difference 
mode 
Signal 
Noise 
Signal 
Noise 
Vout Nz 
Gain 
V2 N* 
Gain 
- 
Noise 
BW 
MHz 
87 
Table 3- 8: Signal and noise performance for C.M. APS 
The width and length for the transistors in Direct Mode and Difference Mode 
were chosen to be the same value in order to have a better compare of their 
overall circuit performance. The goal was not to optimize the noise performance 
of the circuit or to amplify the signal level, but to analyze and calculate both 
modes of the circuit. 
In Difference Mode we have an extra component that works in the linear 
region, and does not add a significant noise to the system. Consequently, it is 
not expected to have too much of a difference in total output noise. Also 
transistor T4 and T, were changed from P-channel to N-channel which inherently 
creates more noise due to the fabrication process [4]. 
In Difference Mode, transistors TI, (which works in the cut off region) T3 and 
T4, (which work in the linear region), do not generate significant noise to the 
system, and their contribution is approximately zero. Transistors T2, T5 and T6 
are the major noise sources, as they operate in the saturation region. 
The total noise is calculated to be 321af/Hz, and it is 2.3% less than what 
we calculated in Direct Mode, 327af/Hz. Total noise obtained in Cadence was 
301 af/Hz, which is 6.5% less than the noise obtained from Cadence in Direct 
Mode, 321 af /Hz.  Signal level and AC response of the circuits were plotted by 
Cadence and displayed in Appendix C. In Difference Mode, the bandwidth of the 
system is a bit more than direct mode and changed form 87MHz to 97MHz. 
In Difference Mode, the noise generated at V1 is almost half that of the noise 
in Direct Mode, as it changes from 4 f f /Hz  to 2.2ff/Hz. This is because T3 is 
parallel to transconductance of the new transistor T4, and the H~(w) drops from 
1140y (in Direct Mode) to 1177~ (in Difference Mode) and noise voltage gain was 
decreased. 
In Direct Mode total output noise obtained in Cadence is 321 a f / H z  and with 
signal noise gain 0.15, input noise becomes 2.18ff/Hz. It is sensitivity of this 
APS. Other words the minimum signal level that APS can detect at sense node is 
2.18f and the input signal should be more than that. In Difference Mode the total 
output noise obtained in Cadence was 31 l a f / H z  and with signal noise gain 
0.13, input noise became 2.31 fLP/Hz. Other words the minimum signal level that 
APS can be detected at sense node was 2.31 ff/Hz, and the input signal should 
be more than that. It means the total output noise of Difference Mode was less 
than Direct Mode, and the sensitivity of Difference Mode was more than Direct 
Mode. 
3- 13 Power Consumption 
Power consumption of the circuit in Direct Mode measured by Cadence was 
245.9mW, and in Difference Mode was 245.8mW. 
CHAPTER FOUR 
CONCLUSION AND SUMMARY 
Current Mediated APS offers the advantages of compact size, simple 
operation, and low power supply and threshold voltage, but their performance is 
limited by noise due to their sensitivity to mismatches in device threshold voltage. 
These features encourage designers to find a solution with these components, 
while seeking ways to overcome their disadvantages. 
A C.M. APS can operate in two modes. These modes have been 
characterized and their performances were analyzed. Small signal analysis was 
used to calculate the total output noise C.M. APS and Contribution of each 
component in total output noise and sensitivity were calculated. Both circuit 
modes were simulated in Cadence and electrical parameters and signal 
waveforms were extracted. It was shown the largest noise source was transistor 
T2. Bandwidth, signal gain and noise gain were also calculated. 
The total output noise that was extracted from the theoretical analysis was not 
exactly identical to the Cadence simulation, because of the assumptions were 
made in the hand analysis. However, the figures for both were fairly close. One 
of the reasons for the discrepancy was the use of a fixed value of RON in Thermal 
Noise calculations ((i,)'lAf =4KTIRoN). It should also note that some circuit 
parameters (ex. parasitic capacitance) were not included in the analysis, creating 
some variation between the calculated and measured quantities. Power 
consumption for both circuits was almost identical. 
The objective of this project was to analyze, calculate and compare the noise 
performance of both C.M. APS in Difference Mode and Direct Mode. We 
showed that the FPN is reduced in Difference Mode. Also voltage noise in 
Difference Mode at V,, V2 and VOut is less than Direct Mode for identical 
components. Although the C.M. APS design was not optimized in this project, it 
is possible to improve the gain and noise performance of the C.M APS by 
detailed circuit and layout design. 
APPENDICES 
Appendix A - Transfer Function of APS 
For a C.M. APS in Direct Mode the small signal input equations are as 
below: 
. 
-gm1Vs +(V2 -V&, -SCV, = o  IN1 
v2 = gml+ gdl + SC iNl  g dl Vs + -Vs = -V2 +&(l)Where : K2 = g,, + gdl + SC 
gdl gdl K2 K2 
V3 *V2 = A.iN1 + B.iN2 + C.iN3 + DV3(5) 
Using (1) in (2), we obtain the relation between V2 verses V3. 
VZ(gd2 +gm3 + g m b 3 - g d 3 ) + i n 2 + i n 3 - V 3 g d 3  +Vs(Sc+gm2)=0 
3 = K,(Ai , ,  + Bi,, + C i N 3  + D v 3 ) + % + * ( 6 )  
grns+grnbs 1  
X 4  = g d s  f 4 3 5  == 
Since gd5 is 15p and g~ is equal to 1 OOOp, the transconductance was obtained: 
1 - 1  
 x 5 = -  -
g d s ' g ~  1015p 
By calculating all multiplication factors, we obtain: 
2  1 2  
'V,,,,, = (&)"iNl + ( & 1 ~ ~ i N 2  +(&) ' i N 3  + ( & ) 2 S i N 4  '(-1 ' i N 5  
As i ~ 1 ,  iN2, iN3, iN4, iN5, and iN6 are the un-correlated random inputs of a linear 
system having VN as output, the total spectral density of our circuit is given by: 
2 2 2 2 
SN = I X  (@I ( N = 1x1 (@I I 'SiNI + I x 2 ( @ )  I .S~,WZ 1 x 3  (@I I eSi N1 + 
2 
+lx,(@I 1 2 . ~ i N z i  + I x , ( @ )  I . S i N s  
The same method leads us to calculate the out put power spectral density noise 
for Current Mediated APS in Difference Mode: 
iN1 - grnlVs + (V2 -Vs)gdI - SCV, = 0 

Appendix B - Power Spectral Density in Direct Mode and Difference Mode 
In order to calculate the output noise, the output current noise of each 
component was calculated. 
Transistor TI turns off in read out mode: 
SiNl = (iN1)' 1 Af = 4KT I R 
SiN, = ( i , , ) ' / ~ f  = 4 ~ 1 . 3 8 ~ 1 0 - ' ~  x300/5.39Y = 3 . 0 7 x l 0 - ~ ~  
Transistor T2 operated in saturation region the output current noise was: 
SiN2 = (iN2)'  1Af = 4KT/(3/2gn, , )  
(i,,)' IAf = 8 ~ 1 . 3 8 ~ 1 0 - ~ ~ ~ 3 0 0 ~ 3 2 . 7 8 ~ 1 0 - ~  13 = 3 . 6 ~ 1 0 - ' ~  
Transistor T3 operated in linear region and the output current noise was: 
SiN,  =(i , , ) ' IAf  = 4 K T I R  
( i , , ) ' / ~ f  = 4 ~ 1 . 3 8 ~ 1 0 - ' ~ ~ 3 0 0 / 5 4 . 3 ~  = 3.05 10- '~  
Transistor T4 was in saturation region: 
SiN4 = (i,,)' 1  Af = 4KT I ( 2 )  + K Z  
2gm4 f h  
Transistor T5 was in saturation region: 
SiNS = ( i N 5 ) 2 / ~ f  = ~ K T / ( $ - ) +  K $  
. f 
( iN5) ' /A f  = 8 ~ 1 . 3 8 ~ 1 0 ~ ~ ~ ~ 3 0 0 ~ 4 2 5 . 3 ~ 1 3  =4.67~10- '~  
Current noise of the load resistor was calculated to be: 
(i,, )' I Af = 4KT 1 R = 4KT IlK = 1.65~10-'~ 
+ (&I2 ' i N 5  
From the output current noise, the total output Power Spectral Density was: 
If we exclude the noise of load resistor, total noise becomes: 
S = S V 1  + Sv2  + Sv3 + Sv4 + Sv5 = VTOIUI 
= (0 + 218 + 0.04 + 101 + 4.53) ~ 1 0 - l 8  =
= ~ ~ ~ X I O - ~ ~ V ~  / H z  
Contribution of each signal noise to form the total noise PSD is calculated as 
follows: 
Svl  = 0%.;.Sv2 = 67.3%.;.Sv3 = 0.01%.;.Sv4 = 31.2%.;.Sv5 = 1.4% 
The output noise waveform plotted by Cadence shows that the total out put noise 
Power Spectral Density of APS circuit is: 
This noise includes the load resistance noise. 
Excluding the load resistance noise, the simulation gives us 327-16 = 301 
a ~ / H z .  
In Difference Mode the input current noise can be calculated as folow. 
Transistor TI turns off in read out mode: 
Now the output Power Spectral Density of each corresponding input constant to 
white noise is calculated as below: 
S,, = 0 
Total noise power spectral density of the circuit excluding load resistance noise 
IS: 
If we include the resistor load noise we obtain: 
- S v%ml = & I  t S V ,  t S V , t S V 4  t S V 5  t S V 6  t S V R - h a d  - 
= 307 x lo-'' + 14.3 x lo-'' = 
= 32lx 1 0 - ' ' ~ ~  /HZ 
Appendix C- Signal waveforms of C.M. APS in Direct Mode and Difference 
Mode 
Signal waveforms of APS in Direct Mode plotted by Cadence in Figure 4-1 to 
Figure 4-9. As mentioned before its noise bandwidth was 87MHz. Total out put 
noise at V2 was 1.75 and out put spectral noise density at V1 was 4.07. 
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Figure 4-4: Output noise at V1 
Frequency response at V,,,,, and V1 and transient response is plotted in Figures 
4-5 to 4-9. At the sense node gain of circuit was 1 and at V1 gain of circuit was 
2.85. 
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Figure 4-5: Frequency response at V, and Vdlrect in Direct Mode 
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Figure 4-6: Sense node voltage in Direct Mode 
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Figure 4-7: Transient response at V, in Direct Mode 
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Figure 4-8: Transient response at V2 in Direct Mode 
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Figure 4-9: Transient response at Vdirect in Direct Mode 
Noise, transient and AC response for the APS operating in Difference Mode 
simulated in Cadence is plotted in Figure 4-1 0 to Figure 4-20. 
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Figure 4-1 0: Total output noise in Difference Mode 
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Figure 4-1 1 : Output noise at V2 in Difference Mode 
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Figure 4-12: Output noise at V, in Difference Mode 
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Figure 4-13: Transient response at sense node in Difference Mode 
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Figure 4-14: Transient response at output in Difference Mode 
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Figure 4-1 6: Transient response at Vl in Difference Mode 
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Figure 4-17: AC response at sense node in Difference Mode 
Figure 4-1 8: AC response at V, in Difference Mode 
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Figure 4-1 9: AC response at V2 in Difference Mode 
Figure 4-20: AC response at out put in Difference Mode 
Appendix D - Electrical Parameters of C.M. APS in Direct Mode and 
Difference Mode 
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Figure 4-21: Electrical parameters of C.M. APS in Direct Mode 
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Figure 4-22: Electrical parameters of C.M. APS in Difference Mode 
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